<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=us-ascii">
<META content="MSHTML 6.00.6000.16890" name=GENERATOR></HEAD>
<BODY>
<DIV dir=ltr align=left><SPAN class=192465018-28102009><FONT face=Verdana
size=2>Upon further research I kind of answered my own question.. But I will
share...</FONT></SPAN></DIV>
<DIV dir=ltr align=left><SPAN class=192465018-28102009><FONT face=Verdana
size=2></FONT></SPAN> </DIV>
<DIV dir=ltr align=left><SPAN class=192465018-28102009>
<P style="PADDING-LEFT: 60px">If you are seeing multiple H.100 errors in your
system log then the hardware echo canceler does not have a good clock source. On
our more recent drivers 3.3.12 and up the first port that starts up will be the
clocking source. So if your wanpipe1 is not connected then please configure your
card to only start the first port that connects. If you have an older driver
then the timing source is the first physical port on the card. So if you are not
using the first physical port then please follow the steps below to set another
port as a timing source.</P>
<P style="PADDING-LEFT: 60px">Please note that only one port can act as timing
source for HWEC in a particular AFT102/104/108 card, in other words you can only
set HWEC_CLCKSRC = YES for only one port for a card! </P></SPAN></DIV><BR>
<DIV class=OutlookMessageHeader lang=en-us dir=ltr align=left>
<HR tabIndex=-1>
<FONT face=Tahoma size=2><B>From:</B> asterisk-users-bounces@lists.digium.com
[mailto:asterisk-users-bounces@lists.digium.com] <B>On Behalf Of </B>Robert
Grignon<BR><B>Sent:</B> Wednesday, October 28, 2009 1:45 PM<BR><B>To:</B>
Asterisk Users Mailing List - Non-Commercial Discussion<BR><B>Subject:</B> Re:
[asterisk-users] Having a heck of a time<BR></FONT><BR></DIV>
<DIV></DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2>Yes I did that... </FONT></SPAN></DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2></FONT></SPAN> </DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2>I even recompiled dahdi-linux and tools after wanpipe install... Once I
did that it recognized the card and said I could run "dahdi_genconf modules"
which in turn would only load the cards that it seeing.</FONT></SPAN></DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2></FONT></SPAN> </DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2>I had the PRI running in slot 6. Once I unplugged the PRI I was able to
get a response from dahdi_test</FONT></SPAN></DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2></FONT></SPAN> </DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2>I then wondered if it was looking for a circuit on channel 1 (this didnt
make much sense because the PRI is getting timing from the telco and the port
location should not matter)</FONT></SPAN></DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2></FONT></SPAN> </DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2>I then moved the PRI to channel 1 and dahdi_test returned the
following:</FONT></SPAN></DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2></FONT></SPAN> </DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2>[root@lin-vgw1 asterisk]# dahdi_test -vc 10<BR>Opened pseudo dahdi
interface, measuring accuracy...</FONT></SPAN></DIV>
<DIV> </DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2>8192 samples in 8190.808 system clock sample intervals (99.985%)<BR>8192
samples in 8190.288 system clock sample intervals (99.979%)<BR>8192 samples in
8190.776 system clock sample intervals (99.985%)<BR>8192 samples in 8190.872
system clock sample intervals (99.986%)<BR>8192 samples in 8190.720 system clock
sample intervals (99.984%)<BR>8192 samples in 8190.833 system clock sample
intervals (99.986%)<BR>8192 samples in 8190.960 system clock sample intervals
(99.987%)<BR>8192 samples in 8190.864 system clock sample intervals
(99.986%)<BR>8192 samples in 8190.744 system clock sample intervals
(99.985%)<BR>8192 samples in 8190.800 system clock sample intervals
(99.985%)<BR>--- Results after 10 passes ---<BR>Best: 99.987 -- Worst: 99.979 --
Average: 99.984940, Difference: 99.984940<BR></FONT></SPAN></DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2></FONT></SPAN> </DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2>GO figure...</FONT></SPAN></DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2></FONT></SPAN> </DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2>I did notice this in the logs and am not sure what to make of the
"CT_C8_A clock behavior does not conform to the H.100 spec"
reference:</FONT></SPAN></DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2></FONT></SPAN> </DIV>
<DIV dir=ltr align=left><SPAN class=114253718-28102009><FONT face=Verdana
size=2>Oct 28 13:26:19 lin-vgw1 kernel: wanpipe6: Lost of Signal is detected!
(Unplugged circuit and moved to channel 1)<BR>Oct 28 13:26:20 lin-vgw1 kernel:
wanpipe2: Lost of Signal is detected!<BR>Oct 28 13:26:22 lin-vgw1 kernel:
wanpipe6: LOF : ON<BR>Oct 28 13:26:22 lin-vgw1 kernel:
wanpipe6: RED : ON<BR>Oct 28 13:26:22 lin-vgw1 kernel:
wanpipe6: T1 disconnected!<BR>Oct 28 13:26:22 lin-vgw1 kernel: wanpipe6: Enable
transmit RAI alarm<BR>Oct 28 13:26:22 lin-vgw1 kernel: wanpipe6: AFT
communications disabled! (Dev Cnt: 6 Cause: Link Down)<BR>Oct 28 13:26:22
lin-vgw1 kernel: wanpipe6: TDM Free Run Timing Enabled 1 ms<BR>Oct 28 13:26:23
lin-vgw1 kernel: wanpipe6: LOS : ON<BR>Oct 28 13:26:24
lin-vgw1 kernel: wanpipe2: LOS : ON<BR>Oct 28 13:27:06
lin-vgw1 kernel: wanec1: The H100 slave has lost its framing on the bus!<BR>Oct
28 13:27:06 lin-vgw1 kernel: wanec1: The CT_C8_A clock behavior does not conform
to the H.100 spec!<BR>Oct 28 13:27:06 lin-vgw1 kernel: wanpipe5: Lost of Signal
is cleared!<BR>Oct 28 13:27:07 lin-vgw1 kernel: wanpipe1: RAI
: ON<BR>Oct 28 13:27:07 lin-vgw1 kernel: wanpipe1: Open Circuit is
cleared!<BR>Oct 28 13:27:07 lin-vgw1 kernel: wanpipe1: Lost of Signal is
cleared!<BR>Oct 28 13:27:17 lin-vgw1 kernel: wanpipe1: RAI :
OFF<BR>Oct 28 13:27:17 lin-vgw1 kernel: wanpipe5: LOS :
OFF<BR>Oct 28 13:27:18 lin-vgw1 kernel: wanpipe1: LOS :
OFF<BR>Oct 28 13:27:18 lin-vgw1 kernel: wanpipe1: LOF :
OFF<BR>Oct 28 13:27:18 lin-vgw1 kernel: wanpipe1: RED :
OFF<BR>Oct 28 13:27:21 lin-vgw1 kernel: wanpipe1: T1 connected!<BR>Oct 28
13:27:21 lin-vgw1 kernel: wanpipe1: AFT communications enabled!<BR>Oct 28
13:27:21 lin-vgw1 kernel: wanpipe1: AFT Global TDM Intr<BR>Oct 28 13:27:21
lin-vgw1 kernel: wanpipe1: Global TDM Ring Resync TDM = 0x1<BR>Oct 28 13:27:21
lin-vgw1 kernel: ADDRCONF(NETDEV_CHANGE): w1g1: link becomes
ready<BR><BR></DIV></FONT></SPAN><BR>
<DIV class=OutlookMessageHeader lang=en-us dir=ltr align=left>
<HR tabIndex=-1>
<FONT face=Tahoma size=2><B>From:</B> asterisk-users-bounces@lists.digium.com
[mailto:asterisk-users-bounces@lists.digium.com] <B>On Behalf Of </B>Tim
King<BR><B>Sent:</B> Wednesday, October 28, 2009 1:27 PM<BR><B>To:</B> Asterisk
Users Mailing List - Non-Commercial Discussion<BR><B>Subject:</B> Re:
[asterisk-users] Having a heck of a time<BR></FONT><BR></DIV>
<DIV></DIV>Did you use <SPAN style="COLOR: rgb(51,153,102)">./Setup dahdi <FONT
color=#000000>when installing the wanpipe drivers?<BR><BR><A
href="http://wiki.sangoma.com/wanpipe-linux-asterisk-dahdi">http://wiki.sangoma.com/wanpipe-linux-asterisk-dahdi</A><BR><BR></FONT></SPAN><BR></BODY></HTML>